Understanding logic component architecture is critical for successful FPGA and CPLD implementation. Typical building modules feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which incorporate lookup arrays and flip-flops, coupled with flexible interconnect resources. CPLDs usually use sum-of-products configu